A technical knowledge portal by eVision Systems GmbH

EDA Praxis / Practice & guidance

Verification with traceable test objectives

Translate requirements into tests, identify functional gaps and justify the next verification step.

Illustration of an engineering workspace for simulation and verification.

Verification starts with an expectation of the design. Without one, a simulation can show activity but cannot report meaningful success. First describe what must hold after reset, during valid transactions, under backpressure and at numerical boundaries. These statements become testable properties and tests.

Build a small verification plan

A simple table is enough to start: requirement, test idea, expected result, corresponding check and status. Break down broad statements such as “the interface works” into observable behaviour. A test that runs for many clock cycles does not automatically check many requirements.

Four complementary building blocks

Self-checking

Assertions, scoreboards or reference models compare actual behaviour with expectations. A test needs an unambiguous pass or fail decision.

Targeted stimuli

First choose normal and boundary cases deliberately. Random variations extend the explored space, but do not replace a plan and require reproducible seeds.

Coverage

Executed code and achieved functional objectives provide different information. Unreached areas need interpretation and justification.

Static analysis

Structural risks can also be investigated without specific test vectors. Clock domains and resets require suitable assumptions and constraints.

Choose methods for the team and task

A small VHDL component does not immediately need a large class hierarchy. Reuse, maintainability and the complexity of the stimulus and checking model are decisive. OSVVM, VUnit and UVM solve different problems and cannot be compared solely by counting features. The verification articles help make that distinction.

Evaluate the tool and method together

Riviera-PRO is described by Aldec as supporting UVM, OSVVM and UVVM. Use your own test to establish which language constructs, library versions, coverage analyses and licence options your workflow actually needs. For structural checks, ALINT-PRO complements the dynamic view.

A suitable next step is a bounded application note on VHDL verification. For a consultation, bring your specific verification scope and two typical failure cases.

EDA PRAXIS / NEWSLETTER

Fresh perspectives.
Straight to your inbox.

Practical knowledge about HDL, simulation and verification. New articles, application notes and insights into useful tools.