The technical articles in EDA Praxis answer specific questions from FPGA and ASIC development. They explain concepts and decisions in a way that leads to a next practical step. Products are referenced where this is technically useful and supported by official sources.
Article
AI assistants in Aldec: Capabilities, setup and limits
What is documented for Active-HDL HDLCopilot, Riviera-PRO AI Assistant and static ALINT-PRO checks, with an independent evaluation workflow.
Read articleArticle
VHDL, Verilog and SystemVerilog in the development workflow
How hardware description, synthesizable RTL and verification differ, and what matters in mixed-language projects.
Read articleArticle
Code coverage: What a high number shows and leaves open
Use coverage to identify missing tests without equating executed code with functional correctness.
Read articleArticle
OSVVM, VUnit and UVM: Choose an approach for the task
Why VHDL verification libraries, a test runner and a SystemVerilog methodology address different priorities.
Read articleArticle
Active-HDL and Riviera-PRO: Choosing by development task
A practical choice between an integrated FPGA workstation and a simulation environment focused on verification.
Read articleRead with a goal
If you are choosing a tool, start with requirements and limitations. If a project failure is your priority, look for the appropriate check. For a concrete setup, then move on to the application notes.
Terms are explained briefly in the glossary . The FAQ answers questions about methods, evaluation and this portal’s commercial background.