The technical articles in EDA Praxis answer specific questions from FPGA and ASIC development. They explain concepts and decisions in a way that leads to a next practical step. Products are referenced where this is technically useful and supported by official sources.
Article
Libraries and structure for reproducible HDL projects
How source lists, logical libraries and separate build directories make HDL project setup traceable.
Read articleArticle
OSVVM, VUnit and UVM: Choose an approach for the task
Why VHDL verification libraries, a test runner and a SystemVerilog methodology address different priorities.
Read articleArticle
Checklist: Choosing an HDL simulator for your team
A verifiable evaluation plan for language support, debugging, automation, libraries and licence operation.
Read articleRead with a goal
If you are choosing a tool, start with requirements and limitations. If a project failure is your priority, look for the appropriate check. For a concrete setup, then move on to the application notes.
Terms are explained briefly in the glossary . The FAQ answers questions about methods, evaluation and this portal’s commercial background.