A technical knowledge portal by eVision Systems GmbH

EDA Praxis / Manufacturers

Aldec: understanding simulation and verification

Tools for dynamic and static checks, from interactive FPGA development to structured regression.

This manufacturer page places the Aldec tools relevant to EDA Praxis in the context of their tasks. Technical product pages and original documentation provide the basis; the selection criteria are our editorial assessment for development teams.

Three products, different priorities

  • Active-HDL combines FPGA development and simulation in an integrated Windows environment.
  • Riviera-PRO focuses on simulation, debugging and verification workflows.
  • ALINT-PRO examines HDL designs statically against selected rules and design assumptions.

Start with a technical question

Choose the tool according to the evidence you need. A signal trace explains timing behaviour in the executed model. Static analysis identifies certain structural issues independently of specific stimuli. Both results need to be assessed in the context of the requirements.

Existing IP models, testbench language constructs, the operating system and automated execution are particularly relevant to evaluation. A feature name on a product page does not replace checking the required licence scope.

Aldec in the development workflow

The topics simulation and debugging and verification provide a methodological starting point. Where Sigasi Visual HDL is used as the editor, the documented route to external Riviera-PRO compilation can be considered. The shared workflow keeps compilation and simulation runs distinct.

Advice from eVision Systems

EDA Praxis is a commercially oriented technical knowledge portal by eVision Systems GmbH, not an official Aldec website. Use our contact formto discuss requirements, suitable evaluation options and a quotation. Individual terms or licensing commitments cannot be inferred from a general product description.

AI-ASSISTED DEVELOPMENT

Aldec: assistance, analysis and simulation

These articles distinguish documented AI assistants from static analysis and dynamic verification, making the scope of each result clear.

Explore the complete AI topic →

Would you like to apply this approach to your project?

Request technical advice

EDA PRAXIS / NEWSLETTER

Fresh perspectives.
Straight to your inbox.

Practical knowledge about HDL, simulation and verification. New articles, application notes and insights into useful tools.