The technical articles in EDA Praxis answer specific questions from FPGA and ASIC development. They explain concepts and decisions in a way that leads to a next practical step. Products are referenced where this is technically useful and supported by official sources.
Article
AI assistants in Aldec: Capabilities, setup and limits
What is documented for Active-HDL HDLCopilot, Riviera-PRO AI Assistant and static ALINT-PRO checks, with an independent evaluation workflow.
Read articleArticle
AI in FPGA development: what can be automated and what must be checked?
Scope AI tasks sensibly: distinguish project analysis, simulation and requirements checking with a counter example.
Read articleArticle
AI with open-source or commercial EDA tools: what fits your project?
Evaluate GHDL, Verilator, Sigasi and Aldec against language, IP, verification, debugging and operating requirements.
Read articleArticle
Professional VHDL development: What an IDE should provide
How project awareness, navigation, refactoring and fast feedback support dependable VHDL development.
Read articleArticle
Active-HDL and Riviera-PRO: Choosing by development task
A practical choice between an integrated FPGA workstation and a simulation environment focused on verification.
Read articleArticle
VHDL, Verilog and SystemVerilog in the development workflow
How hardware description, synthesizable RTL and verification differ, and what matters in mixed-language projects.
Read articleArticle
Combining syntax checking, linting and simulation
Which defects different checks reveal, where their limits lie, and how a team can turn them into clear quality stages.
Read articleArticle
Libraries and structure for reproducible HDL projects
How source lists, logical libraries and separate build directories make HDL project setup traceable.
Read articleArticle
Code coverage: What a high number shows and leaves open
Use coverage to identify missing tests without equating executed code with functional correctness.
Read articleArticle
OSVVM, VUnit and UVM: Choose an approach for the task
Why VHDL verification libraries, a test runner and a SystemVerilog methodology address different priorities.
Read articleArticle
Checklist: Choosing an HDL simulator for your team
A verifiable evaluation plan for language support, debugging, automation, libraries and licence operation.
Read articleRead with a goal
If you are choosing a tool, start with requirements and limitations. If a project failure is your priority, look for the appropriate check. For a concrete setup, then move on to the application notes.
Terms are explained briefly in the glossary . The FAQ answers questions about methods, evaluation and this portal’s commercial background.